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Abstract—This paper presents for the first time a real-time
closed loop neuromorphic decoder chip-driven intra-cortical
brain machine interface (iBMI) in a non-human primate (NHP)
based experimental setup. Decoded results show trial success
rates and mean times to target comparable to those obtained
by hand-controlled joystick. Neural control trial success rates
of ≈ 96% of those obtained by hand-controlled joystick have
been demonstrated. Also, neural control has shown mean target
reach speeds of ≈ 85% of those obtained by hand-controlled
joystick . These results pave the way for fast and accurate, fully
implantable neuromorphic neural decoders in iBMIs.
I. INTRODUCTION
Intra-cortical Brain Machine Interfaces (iBMIs) have made
it possible for patients suffering from paralysis to establish
communication , locomotion [2] and even perform complex
tasks such as feeding oneself [3], [4] solely through neural
control. It is indeed heartwarming to see these chronic
patients take a step towards leading normal lives as seen
in demo videos presented in [3] and [4].
iBMI systems can be typically broken down into the
following blocks a) Signal acquisition and pre-processing, b)
Feature extraction, c) Decoding and d) Effector. The signal
acquisition block consists of a microelectrode array sampling
extracellular neuronal electrical activity at around 30 - 40
kHz. This recorded activity data is conventionally passed on
through wires/cables to bulky signal processing systems im-
plementing blocks b), c) and d). These wires/cables leave an
opening in the skull making the area prone to infection. They
also impede the mobility of the system as a whole. To tackle
the mobility issue, solutions such as [5]–[11] with wireless
transmitter electronics outside the skin have been reported.
However, these still have the presence of infection-prone
transcutaneous wires. Meanwhile, mobile fully implantable
and hermetically sealed prototypes with decreased risk of
infection have been reported in [12]–[14]. However, with
exponentially rising number of electrodes [15], [16] and the
concomitant increase in data rates, it is untenable to scale the
idea of transmitting raw data in a fully implantable manner
without heating up neural tissue excessively [17], [18] or
hitting bandwidth constraints [19].
In order to solve this problem, we present a system
level design space exploration in section II and advocate
for performing operations up to decoding in the implant
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itself. There have been suggestions made along similar
lines in the works reported in [20]–[24]. However, [22]–
[24] have reported offline results on pre-recorded data, of
which [23] has only implemented the proof of concept on an
FPGA thus not presenting true energy benefits and also not
showing live experimental results. [21] has reported a real-
time demonstration but the experiment has been performed
on an anesthetized rat instead of the more standard use
of awake non-human primates (NHP) and benchmarking
has not been provided against state of the art decoding
techniques. Authors in [20] have done an extensive study on
standard experimental protocol of two NHPs in real-time.
They have also benchmarked their algorithm against state
of the art decoding technique, but the proposed decoder has
been implemented in software leaving room for hardware
demonstration.
We present for the first time a real-time closed loop
demonstration of a fully brain controlled neuromorphic de-
coder chip in an experimental setup involving an NHP.
Previously, offline results comparing this decoder chip with
state of the art technique were reported in [25] in a similar ex-
perimental setup. We have benchmarked real-time brain con-
trolled neuromorphic decoder’s performance against hand-
controlled joystick following the paradigm reported in [26].
II. IBMI′S - A SYSTEM LEVEL REVIEW
The state of the art iBMI systems can be illustrated in Fig.
1.
Fig. 1. Typical block diagram of an iBMI system
If we consider a typical case of a 100 electrode array
with a sampling rate of 20 kHz and raw data digitized at
12 bits, the transmission rate becomes 24 Mbps. A fully
implantable solution reported for this transmission rate yields
≈ 7 hours of continuous operation powered by a rechargeable
Li-ion battery [13]. Reported time for charging the battery
is two hours, which makes daily use quite cumbersome
and impractical. To eliminate this frequent recharging owed
principally to the broadband data rate [27], we propose
incorporating the feature extraction and decoding blocks in
the implant itself.
Using this approach for a six degree of freedom robotic
arm needing 10 bit decoded outputs at 50 Hz, data rate
comes to 3 kbps. This is approximately three orders of
magnitude lower than transmitting the raw data. Furthermore,
the computational cost to include feature extraction block
is ≈ 40 nW per channel, which leads to a total of 4 µW
power consumption for 100 electrodes. We propose ultra-
low power neuromorphic Spike-input Extreme Learning
Machine (SELMA) to be used as the decoder of choice
since it yields ≈ 10 times lower power consumption than
fully tuned digital architectures [24] without compromising
on generalization capabilities [28].The power consumption
comes to ≈ 0.71 µW. Thus, combining both decoder and
feature extraction blocks merely adds up to 4.71 µW to the
total power consumption. This is three orders of magnitude
lesser than the pre-conditioner circuits typically consuming
power in the mW range [5]. To summarize, we have shown
that incorporating feature extraction and neuromorphic de-
coder blocks in the implant leads to up to three orders of
magnitude reduction in the power intensive data rate, while
adding an almost negligible fraction to the existing power
budget. Accordingly, we hope for a significant increase in
the battery lifetime [20].
Before integrating blocks up to the proposed neuromorphic
decoder in the implant itself, it is imperative to test if
these blocks yield an acceptable performance in a closed
loop real-time setting. This is the object of this work and
we present a test set up in Fig. 4 wherein the feature
extraction and neuromorphic decoder blocks are currently
being implemented externally.
III. SELMA - A NEUROMORPHIC DECODER
A. Algorithm
SELMA [24] is a hardware implementation of a random-
ized neural network such as the extreme learning machine
(ELM) algorithm [28], [29]. To put it briefly, ELM is a
single hidden layer feedforward neural network, where the
first layer weights are random and fixed, and only the second
layer weights are learned.
Fig. 2. Architecture of ELM neural network.
The hidden layer is expressed as,
Hj = g(
∑D
i=1 wijXi + bj)
bj , wij ǫ R; Xi ǫ R
D (1)
where Hj is output of j
th hidden layer neuron, g(.) is the
activation function, wij are the input layer weights, Xi is
the input feature vector and bj is the bias for the respective
hidden node. Input feature vector Xi, in case of spike based
motor decoding studies, comprises of instantaneous firing
rates rk(i) appearing at k input electrodes at time t = i.
Xi =
[
r1(i) r2(i) · · · rD−1(i) rD(i)
]
(2)
Firing rates rk(i) are computed as the number of spikes
appearing in a look back time window Tw and are updated
every Ts seconds, such that Ts = 1/(df ), where df is the
decoder frequency.
Final output ok at the k
th output neuron is computed as,
ok =
L∑
j=1
βkjHj (3)
where βkj represents the second layer weights.
Computation of the output weight involves solution of the
following equation:
β = H†T
T ǫ RC ; H ǫ RL (4)
where T is the target vector and C is the number of classes
for a classification problem.
B. Hardware blocks
SELMA consists of two main blocks - a) An analog
co-processor and b) DSP block. The analog co-processor
has been custom designed employing sub-threshold analog
design techniques for ultra-low power consumption [24]
whereas the DSP block is implemented on a low power
micro-controller unit or MCU (TI-MSP430).
Fig. 3. Chip architecture for SELMA (modified from [24]).
Fig. 4. Experimental setup for closed loop decoding with SELMA. SELMA and NHP figures are adapted from [24] and [30] respectively.
The decoder takes spikes as inputs as they occur at
the respective electrodes. The input processing circuit then
computes the average firing rate for every channel based on a
user defined time bin of Tw seconds and updates it every Ts
seconds. This is followed by the current mirror array which
exploits the inherent mismatch of transistors to implement
the first layer of ELM in a power and area-efficient manner.
The hidden nodes are implemented in the form of current
controlled oscillators, which integrate the summed currents
and yield an output every Ts seconds. The hidden layer
outputs are then multiplied by the weights stored in TI-
MSP430 to yield the decoded outputs every Ts seconds.
IV. METHODS
A. Neural Signal Acquisition and Signal Processing
Two floating microwire arrays (32 electrodes each) were
implanted in an NHP (Macaca fascicularis) in the left pri-
mary motor cortex area. Ripple′s grapevine neural recording
system [31] was used for real-time recording of raw neural
data sampled at 30 kHz. Spikes were detected using median
absolute deviation method [32] with the threshold set as
negative of five times the median.
B. Behavioural Task
An NHP is trained to maneuver a joystick using his left
hand to drive a virtual wheelchair avatar towards a square
target appearing on a computer screen in the hand-controlled
joystick mode. In a given trial, wheelchair avatar starts at the
centre of the screen and the target is presented in a pseudo-
random manner in one of the three different directions −
Forward, right and left in the form of a square of side 2 cm.
The wheelchair avatar is driven in a discrete control fashion
at a frequency of 10 Hz with possible position updates being
one of left, right, forward or stop depending on the position
of the joystick. A trial is considered successful if the NHP
reaches, and stays in the target area for 1.5 seconds under a
total elapsed time of 13 seconds. Once the NHP was trained
well enough to perform the trials consistently, we proceeded
to the neural control mode wherein the joystick is removed
and the avatar is driven by the decoded outputs at 10 Hz. It
has been observed that in the absence of joystick, the NHP
makes little or no overt movements.
C. Decoder Training
The decoder was trained on a total of three sessions
consisting of 20 trials each. The NHP was made to passively
observe a series of successful trials for the first couple of
sessions following the training paradigm in [26]. Thereafter,
an intermediate model Mint was trained based on these
sessions. In the third session, Mint was employed with 50%
assistance [30], [33] in the system and the final trained model
Mf was obtained including data from all three sessions. Only
successful trials were used for training the model.
V. RESULTS
The trained modelMf was tested until the NHP performed
60 successful trials each day by neural control. This experi-
ment requires at least ≈ 70% [30] of the decoded directions
to match ground truth for a trial to be successful.
Fig. 5. Mean times to complete trials are comparable for closed-loop
decoding by SELMA and hand controlled joystick experiments. Statistically
insignificant difference is denoted by (*), p>0.01 (unpaired two-sample t-
test)
Chance level accuracy for the trained classifier model is
25%, so the chance level of success of a trial can be com-
puted as 0.25(0.7×130) × 100 ≈ 0%. Closed-loop decoding
results are benchmarked against those obtained from hand-
controlled joystick experiments. We have compared a total of
180 hand-controlled joystick and neural decoder controlled
closed loop trials over a period of 3 days with 60 trials
performed on each day.
Mean successful trial completion speeds for forward, left
and right targets by brain control have been shown to be ≈
79%, 93% and 90% respectively of those obtained by hand-
controlled joystick. The results are plotted in Fig. 5.
Mean success rates for closed-loop brain control is ≈ 96%
of that obtained by hand-joystick control as shown in Fig. 6.
Fig. 6. Percentage of successful trials for hand-controlled joystick and
neural control. Statistically insignificant difference is denoted by (*), p>0.01
(unpaired two-sample t-test)
VI. CONCLUSION
From infection mitigation and mobility standpoints, a
fully implantable iBMI is the one plausible approach. Neu-
romorphically engineered iBMI systems have long been
touted as a viable option, albeit without hardware-based
demonstration in standard NHP based experimental setups.
We have demonstrated for the first time fast and accurate
neural control obtained via a neuromorphic chip decoder in
a closed loop NHP based experimental setup. The decoding
accuracies are similar to those obtained in hand-controlled
joystick experiments paving the way for future implanted
system development.
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